## PATENT ABSTRACTS OF JAPAN

(11)Publication number:

06-202149

(43) Date of publication of application: 22.07.1994

(51)Int.CI. G02F 1/136 G09F 9/30

309C 3/36

G09G 3/36

(21)Application number: 04-347603 (71)Applicant: CASIO COMPUT CO LTD

OKI ELECTRIC IND CO LTD


(22)Date of filing: 28.12.1992 (72)Inventor: NOMOTO TSUTOMU

YOSHIDA MAMORU OKIMOTO HIROYUKI SASAKI MAKOTO

(54) LIQUID CRYSTAL DISPLAY DEVICE AND ITS DRIVING METHOD

(57)Abstract:

PURPOSE: To drive a battery for a long time by reducing crosstalk by a current meandering from a drain wiring and an address wiring to another data wiring, improving display quality, reducing the power consumption of a driver, and reducing a heat generating value. CONSTITUTION: A thin film transistor 24 and a display electrode 25 connected to either the source electrode or drain electrode of the transistor form a display area in a matrix shape at each crossing part of plural address wirings 22 and plural data wirings 23, and the address wiring 22 is connected to a gate electrode, and the data wiring 23 to either the source electrode or drain electrode to which no wiring is performed, respectively, and a short-circuit wiring 26 crossing with the address wiring 22 and the data wiring 23 is formed in the periphery of a thin film transistor array, the shortcircuit wiring 26 and the address wiring 22 and the data wiring 23 are connected to a protective element 27 with bidirectional voltage-current characteristic, respectively. A draw-out terminal 30 from the short-circuit wiring 26, and a short-ring driver 35 which impresses a compensation voltage to the terminal are provided.



## **LEGAL STATUS**

[Date of request for examination]

02.11.1998

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

3153369

[Date of registration]

26.01.2001

[Number of appeal against examiner's decision of rejection]

[Date of requesting appeal against examiner's decision of rejection]

[Date of extinction of right]

Copyright (C); 1998,2003 Japan Patent Office

### \*'NOTICES \*

JPO and NCIPI are not responsible for any damages caused by the use of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.\*\*\*\* shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

## **CLAIMS**

## [Claim(s)]

[Claim 1] To each intersection of two or more address wiring which was made to cross mutually and was arranged, and two or more data wiring, a thin film transistor, Two or more arrays are carried out and the display electrode connected to either of the source electrode of this thin film transistor and a drain electrode forms a viewing area in the shape of a matrix. The thin film transistor array by which said address wiring was connected to the gate electrode of said thin film transistor, and data wiring was connected to another side of a source electrode and a drain electrode, respectively, In the liquid crystal display which consists of liquid crystal enclosed between the opposite substrate with which said two or more display electrodes and the counterelectrode which counters were formed, and this opposite substrate and thin film transistor array (a) Make the perimeter of the viewing area of said thin film transistor array intersect said address wiring and data wiring, and it is formed in it. [ two or more ] Short circuit wiring to which the voltage-current property was connected to said each address wiring and each data wiring with the protection component which has congruence directive property, respectively, (b) Liquid crystal display characterized by providing the cash-drawer terminal formed by extending from said short circuit wiring, and a means to impress a compensation electrical potential difference to (c) this cash-drawer terminal.

[Claim 2] To each intersection of two or more address wiring which was made to cross mutually and was arranged, and two or more data wiring, a thin film transistor, Two or more arrays are carried out and the display electrode connected to either of the source electrode of this thin film transistor and a drain electrode forms a viewing area in the shape of a matrix. The thin film transistor array by which said address wiring was connected to the gate electrode of said thin film transistor, and data wiring was connected to another side of a source electrode and a drain electrode, respectively, In the drive approach of the liquid crystal display which consists of liquid crystal enclosed between the opposite substrate with which said two or more display electrodes and the counterelectrode which counters were formed, and this opposite substrate and thin film transistor array Make the perimeter of the viewing area of said thin film transistor array intersect said address wiring and data wiring, and it is formed in it. [ two or more ] The drive approach of the liquid crystal display characterized by having short circuit wiring to which the voltage—current property was connected to said each address wiring and each data wiring with the protection component which has congruence directive property, respectively, and impressing a compensation electrical potential difference to said short circuit wiring.

[Claim 3] The drive approach of the liquid crystal display according to claim 2 characterized by being the lowest electrical potential difference by the side of the data signal which the compensation electrical potential difference of short circuit wiring is reversed to positive/negative focusing on the potential of the common signal impressed to the counterelectrode of said opposite substrate, and is supplied to said data wiring.

[Claim 4] The drive approach of the liquid crystal display according to claim 2 characterized by being the highest electrical potential difference of the data signal which the compensation electrical potential difference of short circuit wiring is reversed to positive/negative focusing on the potential of the common signal impressed to the counterelectrode of said opposite substrate, and is supplied to said

data wiring.

[Claim 5] The drive approach of the liquid crystal display according to claim 2 characterized by being an electrical potential difference with the compensation electrical potential difference of short circuit wiring almost equal to the common signal impressed to the counterelectrode of said opposite substrate.

[Claim 6] The drive approach of the liquid crystal display according to claim 2 characterized by being the electrical potential difference which the compensation electrical potential difference of short circuit wiring reverses to positive/negative focusing on the potential of the common signal impressed to the counterelectrode of said opposite substrate, and reverses synchronizing with the data signal supplied to said data wiring on the highest electrical potential difference of this data signal, and the lowest electrical potential difference.

[Translation done.]

## \* NOTICES \*

JPO and NCIPI are not responsible for any damages caused by the use of this translation.

1. This document has been translated by computer. So the translation may not reflect the original precisely.

2.\*\*\*\* shows the word which can not be translated.

3.In the drawings, any words are not translated.

## **DETAILED DESCRIPTION**

[Detailed Description of the Invention]

[0001]

[Industrial Application] This invention relates to the thin film transistor drive mold liquid crystal display equipped with the equipment which prevents generating of the defect by static electricity, and its drive approach.

[0002]

[Description of the Prior Art] Conventionally, the active-matrix mold liquid crystal display component (it is hereafter described as TFT-LCD) using the thin film transistor array which arranged the thin film transistor (it is hereafter described as TFT) and the display electrode in the shape of a matrix is used. As such conventional TFT-LCD, the liquid crystal display component indicated by JP,63-85586,A and JP,3-134628,A is known, for example, and the equal circuit of the TFT array was shown in drawing 4. [0003] As shown in this drawing 4, a TFT array is arranged so that two or more address wiring 2 and data wiring 3 may intersect a right angle mutually in a line writing direction and the direction of a train on the insulating transparence substrates 1, such as a glass substrate, respectively. A gate electrode to the intersection of these address wiring 2 and data wiring 3, respectively The address wiring 2, Two or more arrays of TFT 4, 18, and 19 by which the drain electrode was connected to the data wiring 3 are carried out, and two or more array formation of the display electrode 5 connected to this source electrode of TFT 4, 18, and 19 is carried out at the shape of a matrix. The short circuit metal wiring 6 is formed in the periphery section of the transparence substrate 1 so that the periphery of the transparence substrate 1 may be surrounded. This short circuit metal wiring 6 crosses through the address wiring 2 and the data wiring 3, and an insulator layer, and an I-V property is established for the protection component 7 (7a1-7am and seven b1 to 7b3) of bidirection near that crossing. By this protection component 7 The address wiring 2 and the data wiring 3 are connected to the short circuit

metal wiring 6, respectively. In addition, each pixel has the auxiliary capacity 8.

[0004] the inside of the production process of the TFT array which this showed to drawing 4 — if — since all address wiring and data wiring are connected to short circuit metal wiring (short ring) of a transparence substrate periphery, it is maintained at this potential, and defect generating by static electricity in process is constituted so that it may be controlled. The above mentioned protection component 7 (7a1–7am and seven b1 to 7b3) here It is what is installed in order to protect TFT4 from static electricity generated in a TFT production process and a liquid crystal cell production process. The assembler after glass substrate cutting with inner (for example, a liquid crystal impregnation process, a polarization film attachment process, a drive circuit connection process) static electricity Generating of dielectric breakdown, an open circuit, property fluctuation of TFT, etc. was prevented, and the trouble by the display defect of a liquid crystal display that the manufacture yield falls is solved.

[0005]

[Problem(s) to be Solved by the Invention] however, in TFTLCD which added the short circuit metal wiring 6 shown in above-mentioned drawing 4, and the protection component 7 Like drawing 5 which showed the outline representative circuit schematic which looked at the liquid crystal panel of the nxm matrix of the address wiring n duty and the data wiring m duty from address wiring of TFT of eye the 1st line train [1st train] The so-called cross talk with which the data signal 11 in on-level passes the protection component 7al-short circuit metal wiring 6-protection component seven a2, and flows into other data wiring 16 occurs. That is, in drawing 5, the signal of original [arrow head / continuous-line] and the dotted-line arrow head show the supply way for a cross talk, respectively. Thus, the cross talk current was mixed with the data signal supplied to other TFT(s) 18 and 19 arranged by the line writing direction, since it was impressed by the display electrode connected to TFT besides the above, the pixel corresponding to this display electrode operated on a different electrical potential difference from the supplied data signal, and the problem that display quality deteriorated generated it.

[0006] That is, it depends for the potential condition of each data wiring 15, 16, and 17 on the number of data wiring with which the electrical-potential-difference modulation level of the data signal supplied to data wiring and on-data are supplied in <u>drawing 5</u>. Since the resistance seen from the short circuit metal wiring side becomes small when there is few data wiring by which electrical-potential-difference impression is carried out, a cross talk current becomes easy to flow into data wiring, and this cross talk current changes depending on a data signal (display pattern signal).

[0007] This problem becomes remarkable in the gradation display which the electrical potential difference of a data signal is changed over many steps, and displays neutral colors. Moreover, the current of the signal supplied from each data wiring increases twice [ about ] by having installed the protection component of the aforementioned bidirection in the TFT array, in view of each driver side connected to each data wiring. That is, a data signal 11 flows into protection component 7al and protection component 7b2-7bn which passed the short circuit metal wiring 6 and was installed in the address wiring side. Since the resistance of short circuit metal wiring is a metal, it is minute, and since n parallel connection of the protection component by the side of address wiring is carried out, it sets to 1/n and is minute, and the resistance of address wiring is disregarded.

[0008] Therefore, the resistance in this wiring is determined in approximation by protection component 7al by the side of data signal wiring. For example, the value of a protection component is designed to the same extent as ON resistance of TFT, and the current which it is the driver potential by the side of address wiring at the time of not scanning, and flows in when it is set as a grand level serves as max. As compared with the case where the protection component 7 is not formed, a twice [ about ] as many current as this will be supplied from a driver.

[0009] For this reason, it becomes the current supply source rise of a driver, and the power consumption of a liquid crystal display increases as a result, and problems, like the calorific value of a driver increases occur. This becomes the cell drive for the formation of small lightweight with a failure, and shortens a battery life. It aims at offering the liquid crystal display which enables the cell drive of

long duration, and its drive approach while this invention removes the above-mentioned trouble, reduces the cross talk by the current which turns to data wiring from the driver of a drain and the gate, raises display quality, reduces the power consumption of a driver and reduces calorific value.

[0010]

[Means for Solving the Problem] In order to attain the above-mentioned purpose, to each intersection of two or more address wiring which this invention was made to cross mutually and was arranged, and two or more data wiring A thin film transistor, Two or more arrays are carried out and the display electrode connected to either of the source electrode of this thin film transistor and a drain electrode forms a viewing area in the shape of a matrix. The thin film transistor array by which said address wiring was connected to the gate electrode of said thin film transistor, and data wiring was connected to another side of a source electrode and a drain electrode, respectively, In the liquid crystal display which consists of liquid crystal enclosed between the opposite substrate with which said two or more display electrodes and the counterelectrode which counters were formed, and this opposite substrate and thin film transistor array Make the perimeter of the viewing area of said thin film transistor array intersect said address wiring and data wiring, and it is formed in it. [ two or more ] It is characterized by providing the cash-drawer terminal formed in said each address wiring and each data wiring by a voltage-current property extending from short circuit wiring with which it connected with the protection component which has congruence directive property, respectively, and said short circuit wiring, and a means to impress a compensation electrical potential difference to this cash-drawer terminal. [0011] To each intersection of two or more address wiring which was made to cross mutually and was arranged, and two or more data wiring, moreover, a thin film transistor, Two or more arrays of the display electrode connected to either of the source electrode of this thin film transistor and a drain electrode are carried out at the shape of a matrix. The thin film transistor array by which the viewing area was formed, said address wiring was connected to the gate electrode of said thin film transistor, and data wiring was connected to another side of a source electrode and a drain electrode, respectively, In the drive approach of the liquid crystal display which consists of liquid crystal enclosed between the opposite substrate with which said two or more display electrodes and the counterelectrode which counters were formed, and this opposite substrate and thin film transistor array Make the perimeter of the viewing area of said thin film transistor array intersect said address wiring and data wiring, and it is formed in it. [ two or more ] It has short circuit wiring to which the voltage-current property was connected to said each address wiring and each data wiring with the protection component which has congruence directive property, respectively, and is characterized by impressing a compensation electrical potential difference to said short circuit wiring. [0012]

[Function] According to this invention, as described above, short circuit wiring which intersects an address wiring group and a data wiring group is formed in the perimeter of the viewing area of thin film transistor array. This short circuit wiring, In the liquid crystal display equipped with the thin film transistor array to which the I–V property was connected in each address wiring and each data wiring with the protection component which has congruence directive property, since it was made to impress a compensation electrical potential difference to said short circuit wiring The potential difference between data wiring in the condition of driving and address wiring, and short circuit wiring can be made small.

[0013] Therefore, the cross talk by the current which turns to data wiring from the driver of data wiring (drain) and address wiring (gate) is reduced. Moreover, since the output current of a data wiring (drain) side driver can be reduced, the calorific value of a driver can be reduced. In this case, synchronizing with the highest electrical potential difference, the potential of the signal supplied to the counterelectrode of \*\* liquid crystal display, and the data signal supplied to \*\* data wiring, any one of the electrical potential differences which change with the same potential as this data signal is chosen by the lowest electrical potential difference of the electrical potential difference in which the data signal with which the compensation electrical potential difference of short circuit wiring is supplied to \*\* data

wiring carries out alternating current reversal, and the \*\* said appearance among the electrical potential differences in which a data signal carries out alternating current reversal, the above — even if it supplies which electrical potential difference to short circuit wiring, the average potential difference between this short circuit wiring, and address wiring and data wiring becomes small, and a cross talk falls. [0014]

[Example] Hereafter, it explains to a detail, referring to a drawing about the example of this invention. The schematic diagram showing electric circuit connection of the liquid crystal display which <u>drawing 1</u> shows the example of this invention, the representative circuit schematic as which <u>drawing 2</u> regarded the TFT array of the liquid crystal display from one data wiring, and <u>drawing 3</u> are the wave form charts of the signal supplied to each wiring of the TFT array.

[0015] In this drawing 1, on the insulating transparence substrates 21, such as a glass substrate, it is prepared so that two or more address wiring 22 and two or more data wiring 23 may intersect perpendicularly mutually, and TFT24 is arranged at each intersection of these address wiring 22 and data wiring 23, two or more arrays of the display electrode 25 connected to this TFT24 are carried out at the shape of a matrix, and the viewing area is formed with two or more of these display electrodes. And it is formed so that the periphery section of a viewing area may be adjoined and the short circuit wiring 26 may intersect two or more address wiring 22 and two or more data wiring 23, and the I-V property is arranged so that the protection component 27 of bidirection may connect these wiring to the part to which this short circuit wiring 26 intersects data wiring and address wiring mutually. [0016] the protection component 27 -- a TFT process and a liquid crystal cell -- the same work as the conventional example which it is [ the example ] in process, it is installed from static electricity to generate in order to protect TFT24, and was mentioned above -- \*\*\* -- it is. Moreover, the connection terminal 28 is formed in the address wiring 22, and the address line driver 31 which generates an address signal is connected to this connection terminal 28. Furthermore, the connection terminal 29 is formed in the data wiring 23, and the data line driver 32 which generates a data signal is connected to this connection terminal 29. The counterelectrode 36 formed in the opposite substrate which is not illustrated is made to counter with said display electrode, and is arranged, and the common driver 37 which generates a common signal is connected to this counterelectrode 36. And liquid crystal is enclosed between this TFT array and an opposite substrate.

[0017] A clock / timing signal generating circuit 33 generates various kinds of synchronizing signals, and the acquired signal is sent out to the address line driver 31, the data line driver 32, and the common driver 37. Moreover, the electrical-potential-difference generating circuit 34 generates the electrical potential difference corresponding to each potential for forming an address signal and a data signal, and is sent out to the address line driver 31, the data line driver 32, and the common driver 37.

[0018] In this invention, the cash-drawer terminal 30 which impresses a short circuit wiring electrical potential difference (it is hereafter described as a short circuit wiring compensation electrical potential difference) at the time of formation of the short circuit wiring 26 is formed, and the short ring (short circuit wiring) driver 35 to which the supply voltage from the synchronizing signal and power circuit from said clock timing signal generating circuit is supplied is connected to this cash-drawer terminal 30. This short ring driver 35 generates the short circuit wiring compensation electrical potential difference defined beforehand, and impresses it to the short circuit wiring 26 through said cash-drawer terminal 30. In addition, although only one is formed in upper right corner 26a of the short circuit wiring 26, you may make it form two or more cash-drawer terminals 30 here. That is, it forms also in 26d of upper left corners of the short circuit wiring 26, lower left corner 26c, and lower right corner 26b, and you may make it connect with the short ring driver 35, respectively in addition to upper right corner 26a of the short circuit wiring 26.

[0019] Here, the cash-drawer terminal 30 is formed in the drain electrode and the data wiring 23 which consist of ingredients, such as the gate electrode which consists of ingredients, such as aluminum, an aluminum system alloy, a tantalum, a tantalum alloy, and chromium, the address wiring 22 and aluminum,

an aluminum system alloy, a tantalum, a tantalum alloy, and chromium, like the short circuit wiring 26, and coincidence.

[0020] One of the short circuit wiring compensation electrical potential differences shown below is impressed to the short circuit wiring 26 through this cash-drawer terminal 30. <u>Drawing 3</u> shows the various modes of the short circuit wiring compensation potential S1 – S4 (a thick continuous line illustrates) with address signal G (broken line) and data signal D (alternate long and short dash line). Here, said data signal has the voltage waveform which forward and a negative direction were made to reverse to the common signal potential impressed to the counterelectrode of an opposite substrate by considering one frame as a synchronization. As this <u>drawing 3</u> is shown in (1) <u>drawing 3</u> (A), it is the lowest potential Vd of a data signal about a short circuit wiring compensation electrical potential difference. Electrical potential difference S1 held to Low (for example, 3.5V).

[0021] (2) The electrical potential difference changed so that a short circuit wiring compensation electrical potential difference may be synchronized with the reversal period of a data signal and it may become the same potential (Low is 3.5V and High is 13.5V), as shown in <u>drawing 3</u> (B). That is, the electrical potential difference S2 which is synchronized with the reversal period of Vd and reversed.

(3) The electrical potential difference S3 which holds a short circuit wiring compensation electrical potential difference to the potential Vcom (for example, 8.5V) by which the electrode of an opposite substrate is impressed as shown in <u>drawing 3</u> (C).

[0022] (4) Electrical-potential-difference S4 which can shift a short circuit wiring compensation electrical potential difference the reversal period of a data signal, and a semicircle term, and the same potential is made to reverse as shown in drawing 3 (D).

An example of the power consumed by each driver at the time of impressing any one above-mentioned short circuit wiring compensation electrical potential difference S1 - S4 to short circuit wiring of the liquid crystal display component of this invention is shown below. In addition, if the average electrical potential difference of the conventional, for example, (a) data signal, D is set to 8.5V, when the average electrical potential difference of address signal G will be set to 25V, the whole power consumption is 535nW(s).

[0023] On the other hand, when it considers as the electrical potential difference S1 which holds (1) short-circuit wiring compensation electrical potential difference to the lowest potential of a data signal by the method which impresses the short circuit wiring compensation electrical potential difference of this invention, the power consumption of the whole consumed by each driver is 130nW.

(2) The power consumption of the whole by which it is consumed by each driver in the case of the electrical potential difference S2 changed so that a short circuit wiring compensation electrical potential difference might be synchronized with the reversal period of data signal D and it might become the same potential is 350nW.

[0024] (3) The power consumption of the whole by which it is consumed by each driver in the case of the electrical potential difference S3 held to the potential of the counterelectrode of the substrate with which a short circuit wiring compensation electrical potential difference counters is 365nW.

(4) The power consumption of the whole by which it is consumed by each driver in the case of electrical-potential-difference S4 which a short circuit wiring compensation electrical potential difference can shift the reversal period and half period phase of a data signal, and the same potential is made to reverse is 440nW.

[0025] The average of the potential difference with each average-potential of the potential of the short circuit wiring 26, a data signal, and an address signal becomes small by pulling out the data signal 11 which was mentioned above and which is in on-level as shown in <u>drawing 2</u> to the short circuit wiring 26, and impressing a short circuit wiring compensation electrical potential difference from the short ring driver 35 through a terminal 30. Therefore, the so-called cross talk current which passes the protection component 27al-short circuit metal wiring 26-protection component 27a2, and flows into other data wiring 16 is reduced, and can raise display quality.

[0026] Moreover, the current which flows into the short circuit metal wiring 26 from the data line driver 32 can be made small, and power consumption can be reduced. Therefore, while calorific value decreases, a prolonged cell drive can be performed. In addition, this invention is not limited to the above-mentioned example, and based on the meaning of this invention, various deformation is possible for it and it does not eliminate them from the range of this invention.

[0027]

[Effect of the Invention] As mentioned above, since according to this invention the cash-drawer terminal drawn from short circuit wiring was formed and the compensation electrical potential difference was impressed to short circuit wiring through the cash-drawer terminal as explained to the detail, the following effectiveness can be done so.

- (1) The cross talk by the current which turns to data wiring from the driver of data wiring (drain) and address wiring (gate) decreases, and the display quality of a liquid crystal display can be improved. [0028] (2) Since the output current of a data wiring (drain) side driver can be reduced, the calorific value of a driver can be reduced.
- (3) Since power consumption can be reduced, a prolonged cell drive is attained and, moreover, small lightweight-ization can be attained.

## [Translation done.]

## \* NOTICES \*

JPO and NCIPI are not responsible for any damages caused by the use of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.\*\*\*\* shows the word which can not be translated.

3.In the drawings, any words are not translated.

## **DESCRIPTION OF DRAWINGS**

[Brief Description of the Drawings]

[Drawing 1] It is the outline block diagram of the liquid crystal display in which the example of this invention is shown.

[Drawing 2] It is the representative circuit schematic seen from one address wiring in the TFT array of the liquid crystal display in which the example of this invention is shown.

[Drawing 3] It is the electrical-potential-difference wave form chart showing the short circuit wiring compensation electrical potential difference impressed to the short-circuit current of the TFT array of the liquid crystal display in which the example of this invention is shown with an address signal and a data signal.

[Drawing 4] It is the outline block diagram of the TFT array of the conventional liquid crystal display.

[Drawing 5] It is the representative circuit schematic seen from one address wiring in the TFT array of the conventional liquid crystal display.

[Description of Notations]

- 21 Insulating Transparence Substrate
- 22 Two or More Address Wiring
- 23 Data Wiring

24 TFT

- 25 Display Electrode
- 26 Short Circuit Wiring
- 27 Protection Component
- 28 29 Connection terminal
- 30 Cash-Drawer Terminal
- 31 Address Line Driver
- 32 Data Line Driver
- 33 Clock / Timing Signal Generating Circuit
- 34 Electrical-Potential-Difference Generating Circuit
- 35 Short Ring Driver

[Translation done.]

## (19)日本国特許庁 (JP)

## (12) 公開特許公報(A)

(11)特許出願公開番号

## 特開平6-202149

(43)公開日 平成6年(1994)7月22日

(51)Int.Cl. <sup>5</sup>		識別記号	庁内整理番号	FΙ		技術表示箇所
G 0 2 F	1/136	500	9018-2K	•		
G 0 9 F	9/30		7244-5G	•	•	
G 0 9 G	3/36		7319-5G			

審査請求 未請求 請求項の数6 (全8頁)


(21)出願番号	特願平4-347603	(71)出願人	000001443
•	•		カシオ計算機株式会社
(22)出願日	平成 4 年(1992)12月28日		東京都新宿区西新宿2丁目6番1号
		(71)出願人	000000295
			沖電気工業株式会社
			東京都港区虎ノ門1丁目7番12号
		(72)発明者	野本 勉
٠		· 	東京都八王子市石川町2951-5 カシオ計
			算機株式会社八王子研究所内
		(72)発明者	吉田 守
			東京都八王子市石川町2951-5 カシオ計
•			算機株式会社八王子研究所内
		(74)代理人	弁理士 清水 守 (外3名)
			最終頁に続く

## (54)【発明の名称】 液晶表示装置及びその駆動方法

#### (57) 【要約】 (修正有)

【目的】 ドレイン配線及びアドレス配線から他のデータ配線に回り込む電流によるクロストークを低減し、表示品質を向上させ、ドライバの消費電力を低減し、発熱量を低減させて、長時間の電池駆動を可能にする。

【構成】 複数のアドレス配線22と複数のデータ配線23の各交差部に、薄膜トランジスタ24とそのソース電極かドレイン電極の何れか一方に接続された表示電極25とがマトリックス状に表示領域を形成し、ゲート電極にアドレス配線22が、前記ソース電極かドレイン電極の残った方にデータ配線23が夫々接続され、アドレス配線22とデータ配線23に交差する短絡配線26を前記薄膜トランジスタアレイの周囲に形成し、短絡配線26と各アドレス配線、各データ配線とを、電圧一電流特性が双方向性の保護素子27にそれぞれ接続する。短絡配線26からの引出し端子30と、これに補償電圧を印加するショートリングドライバ35を設ける。



### 【特許請求の範囲】

【請求項1】 互いに交差させて配列された複数のアド レス配線と複数のデータ配線の各交差部に、薄膜トラン ジスタと、該薄膜トランジスタのソース電極とドレイン 電極との何れか一方に接続された表示電極とがマトリッ クス状に複数配列されて表示領域を形成し、前記薄膜ト ランジスタのゲート電極に前記アドレス配線が、ソース 電極とドレイン電極の他方にデータ配線が夫々接続され た薄膜トランジスタアレイと、前記複数の表示電極と対 向する対向電極が形成された対向基板と、この対向基板 と薄膜トランジスタアレイとの間に封入された液晶とか らなる液晶表示装置において、(a)前記薄膜トランジ スタアレイの表示領域の周囲に前記複数のアドレス配線 とデータ配線とに交差させて形成され、前記各アドレス 配線、各データ配線とに、電圧-電流特性が双方向特性 を有する保護素子でそれぞれ接続された短絡配線と、

(b) 前記短絡配線から延出して形成される引出し端子と、(c) 該引出し端子に補償電圧を印加する手段とを具備することを特徴とする液晶表示装置。

【請求項2】 互いに交差させて配列された複数のアドレス配線と複数のデータ配線の各交差部に、薄膜トランジスタと、該薄膜トランジスタのソース電極とドレイン電極との何れか一方に接続された表示電極とがマトリックス状に複数配列されて表示領域を形成し、前記薄膜トランジスタのゲート電極に前記アドレス配線が、ソース電極とドレイン電極の他方にデータ配線が夫々接続された薄膜トランジスタアレイと、前記複数の表示電極と対向する対向電極が形成された対向基板と、この対向基板と薄膜トランジスタアレイとの間に封入された液晶とからなる液晶表示装置の駆動方法において、

前記薄膜トランジスタアレイの表示領域の周囲に前記複数のアドレス配線とデータ配線とに交差させて形成され、前記各アドレス配線、各データ配線とに、電圧一電流特性が双方向特性を有する保護素子でそれぞれ接続された短絡配線を備え、前記短絡配線に補償電圧を印加することを特徴とする液晶表示装置の駆動方法。

【請求項3】 短絡配線の補償電圧が、前記対向基板の対向電極に印加される共通信号の電位を中心にして正負に反転し、前記データ配線に供給されるデータ信号側の最も低い電圧であることを特徴とする請求項2記載の液 40 晶表示装置の駆動方法。

【請求項4】 短絡配線の補償電圧が、前記対向基板の対向電極に印加される共通信号の電位を中心にして正負に反転し、前記データ配線に供給されるデータ信号の最も高い電圧であることを特徴とする請求項2記載の液晶表示装置の駆動方法。

【請求項5】 短絡配線の補償電圧が、前記対向基板の対向電極に印加される共通信号とほぼ等しい電圧であることを特徴とする請求項2記載の液晶表示装置の駆動方法。

2

【請求項6】 短絡配線の補償電圧が、前記対向基板の対向電極に印加される共通信号の電位を中心にして正負に反転し、前記データ配線に供給されるデータ信号と同期して、このデータ信号の最も高い電圧と最も低い電圧とに反転する電圧であることを特徴とする請求項2記載の液晶表示装置の駆動方法。

## 【発明の詳細な説明】

[0001]

【産業上の利用分野】本発明は、静電気による欠陥の発生を防止する装置を備えた薄膜トランジスタ駆動型液晶表示装置及びその駆動方法に関するものである。

[0002]

【従来の技術】従来、薄膜トランジスタ(以下、TFTと記す)と表示電極とをマトリックス状に配列した薄膜トランジスタアレイを用いたアクティブマトリックス型 液晶表示素子(以下、TFT-LCDと記す)が用いられている。このような従来のTFT-LCDとしては、例えば、特開昭63-85586号公報、特開平3-134628号公報に開示された液晶表示素子が知られており、そのTFTアレイの等価回路を図4に示した。

【0003】この図4に示すように、TFTアレイは、 ガラス基板などの絶縁性透明基板1上に行方向と列方向 に夫々複数のアドレス配線2とデータ配線3とが互いに 直角に交差するように配列され、これらのアドレス配線 2とデータ配線3との交差部に夫々ゲート電極がアドレ ス配線2と、ドレイン電極がデータ配線3に接続された TFT4, 18, 19が複数配列され、このTFT4, 18,19のソース電極に接続された表示電極5がマト リックス状に複数配列形成されている。透明基板1の外 30 周部には、その透明基板1の外周を取り囲むように短絡 金属配線6が形成されており、この短絡金属配線6はア ドレス配線2及びデータ配線3と絶縁膜を介して交差 し、その交差点の近傍に I - V 特性が双方向性の保護素 子7 (7a1~7am、及び7b1~7b3) が設けら れ、この保護素子7により、短絡金属配線6に、アドレ ス配線2とデータ配線3がそれぞれ接続されている。な お、各画素は補助容量8を有している。

【0004】これにより、図4に示したTFTアレイの製造工程中では、全てのアドレス配線及びデータ配線は透明基板外周の短絡金属配線(ショートリング)に接続されているため同電位に保たれ、工程中の静電気による不良発生は制御されるように構成されている。ここで、前記した保護素子7(7a1~7am及び7b1~7b3)は、TFT製造工程及び液晶セル製造工程中で発生する静電気からTFT4を保護するために設置されているものであり、ガラス基板切断以後の組み立て工程中

(例えば液晶注入工程、偏光膜貼り付け工程、駆動回路接続工程)の静電気によって、絶縁破壊、断線、TFTの特性変動などの発生を防止し、液晶表示装置の表示欠 50 陥による、製造歩留まりが低下するという問題点を解決 3

している。

[0005]

【発明が解決しようとする課題】しかしながら、上記の 図4に示した、短絡金属配線6と保護素子7を付加した TFTLCDでは、アドレス配線n本分、データ配線m 本分のn×mマトリックスの液晶パネルを第1行第1列 目のTFTのアドレス配線から見た概略等価回路図を示 した図5の様に、オンレベルにあるデータ信号11が、 保護素子7 a 1 - 短絡金属配線6 - 保護素子7 a 2 を通 過し、他のデータ配線16に流れ込む、いわゆるクロス トークが発生する。即ち、図5において、実線矢印は本 来の信号、点線矢印はクロストーク分の供給路をそれぞ れ示している。この様に、クロストーク電流が、行方向 に配列された他のTFT18,19に供給されるデータ 信号と混合して、前記他のTFTに接続された表示電極 に印加されるために、この表示電極に対応する画素は供 給されたデータ信号とは異なる電圧で動作し、表示品質 が低下するという問題が発生した。

【0006】つまり、図5において、各データ配線15,16,17の電位状態は、データ配線に供給されるデータ信号の電圧変調レベル、オンデータが供給されるデータ配線の数に依存する。電圧印加されるデータ配線数が少ない場合、短絡金属配線側からみた抵抗値が小さくなるため、クロストーク電流がデータ配線へ流れ込みやすくなり、また、このクロストーク電流は、データ信号(表示パターン信号)に依存して変化する。

【0007】この問題は、データ信号の電圧を何段階にもわたって変化させ中間色を表示する階調表示の場合に顕著となる。また、各データ配線から供給する信号の電流は、各データ配線に接続された各ドライバ側からみると、TFTアレイに前記の双方向性の保護素子を設置したことにより、約2倍に増加する。即ち、データ信号11は、保護素子7al、短絡金属配線6を通過してアドレス配線側に設置した保護素子7b2~7bnに流れ込む。短絡金属配線の抵抗値は、金属であるから微小であり、また、アドレス配線側の保護素子はn本並列接続されるため、1/nとなり微小であり、アドレス配線の抵抗値は無視される。

【0008】したがって、近似的にはこの配線での抵抗値は、データ信号配線側の保護素子7alで決定される。例えば保護素子の値をTFTのON抵抗と同程度に設計し、かつアドレス配線側のドライバ電位が非走査時でグランドレベルに設定した場合に流れ込む電流が最大となる。保護素子7を設けない場合と比較して約2倍の電流が、ドライバから供給されることになる。

【0009】このため、ドライバの電流供給アップとなり、結果的には液晶表示装置の消費電力が増加し、また、ドライバの発熱量が多くなるなどの問題が発生する。これは、小型軽量化のための電池駆動には障害となり、電池寿命を短くする。本発明は、上記問題点を除去50

4

し、ドレイン及びゲートのドライバからデータ配線に回り込む電流によるクロストークを低減し、表示品質を向上させ、ドライバの消費電力を低減し、発熱量を低減させるとともに、長時間の電池駆動を可能にする液晶表示装置及びその駆動方法を提供することを目的とする。

[0010]

【課題を解決するための手段】本発明は、上記目的を達 成するために、互いに交差させて配列された複数のアド レス配線と複数のデータ配線の各交差部に、薄膜トラン ジスタと、該薄膜トランジスタのソース電極とドレイン 電極との何れか一方に接続された表示電極とがマトリッ クス状に複数配列されて表示領域を形成し、前記薄膜ト ランジスタのゲート電極に前記アドレス配線が、ソース 電極とドレイン電極の他方にデータ配線が夫々接続され た薄膜トランジスタアレイと、前記複数の表示電極と対 向する対向電極が形成された対向基板と、この対向基板 と薄膜トランジスタアレイとの間に封入された液晶とか らなる液晶表示装置において、前記薄膜トランジスタア レイの表示領域の周囲に前記複数のアドレス配線とデー タ配線とに交差させて形成され、前記各アドレス配線、 各データ配線とに、電圧-電流特性が双方向特性を有す る保護素子でそれぞれ接続された短絡配線と、前記短絡 配線から延出して形成される引出し端子と、該引出し端 子に補償電圧を印加する手段とを具備することを特徴と

【0011】また、互いに交差させて配列された複数の アドレス配線と複数のデータ配線の各交差部に、薄膜ト ランジスタと、該薄膜トランジスタのソース電極とドレ イン電極との何れか一方に接続された表示電極とがマト リックス状に複数配列されて、表示領域を形成し、前記 薄膜トランジスタのゲート電極に前記アドレス配線が、 ソース電極とドレイン電極の他方にデータ配線が夫々接 続された薄膜トランジスタアレイと、前記複数の表示電 極と対向する対向電極が形成された対向基板と、この対 向基板と薄膜トランジスタアレイとの間に封入された液 晶とからなる液晶表示装置の駆動方法において、前記薄 膜トランジスタアレイの表示領域の周囲に前記複数のア ドレス配線とデータ配線とに交差させて形成され、前記 各アドレス配線、各データ配線とに、電圧-電流特性が 双方向特性を有する保護素子でそれぞれ接続された短絡 配線を備え、前記短絡配線に補償電圧を印加することを 特徴とする。

[0012]

40

【作用】本発明によれば、上記したように、薄膜トランジスタアレイの表示領域の周囲にアドレス配線群とデータ配線群とに交差する短絡配線を形成し、この短絡配線と、各アドレス配線、各データ配線とをI-V特性が双方向特性を有する保護素子で接続された薄膜トランジスタアレイを備えた液晶表示装置において、前記短絡配線に補償電圧を印加するようにしたので、駆動されている

.5

状態でのデータ配線及びアドレス配線と、短絡配線との 間の電位差を小さくすることができる。

【0013】したがって、データ配線(ドレイン)及びアドレス配線(ゲート)のドライバからデータ配線に回り込む電流によるクロストークが低減される。また、データ配線(ドレイン)側ドライバの出力電流を低減できるため、ドライバの発熱量を低減することができる。この場合、短絡配線の補償電圧は、①データ配線に供給されるデータ信号の交流反転する電圧の最も低い電圧、②同様にデータ信号の交流反転する電圧のうち最も高い電圧、③液晶表示装置の対向電極に供給される信号の電位、④データ配線に供給されるデータ信号と同じ電位で変化する電圧とのいずれか1つが選択される。上記いずれの電圧を短絡配線に供給しても、該短絡配線と、アドレス配線及びデータ配線との間の平均的な電位差が小さくなり、クロストークが低下する。

#### [0014]

【実施例】以下、本発明の実施例について図面を参照しながら詳細に説明する。図1は本発明の実施例を示す液 20 晶表示装置の電気的な回路接続を示す概略図、図2はその液晶表示装置のTFTアレイを1つのデータ配線から見た等価回路図、図3はそのTFTアレイの各配線に供給する信号の波形図である。

【0015】この図1において、ガラス基板などの絶縁性透明基板21上に、複数のアドレス配線22と複数のデータ配線23とが互いに直交するように設けられ、これらのアドレス配線22とデータ配線23との、各交差部にTFT24が配置され、このTFT24に接続された表示電極25がマトリックス状に複数配列され、これらの複数の表示電極により表示領域が形成されている。そして、表示領域の外周部に隣接して短絡配線26が複数のアドレス配線22及び複数のデータ配線23と交差するように形成され、この短絡配線26がデータ配線及びアドレス配線と交差する部分にI-V特性が双方向性の保護素子27が、これらの配線を互いに接続するように配置されている。

【0016】保護素子27は、TFT工程及び液晶セル工程中で発生する静電気から、TFT24を保護するために設置されており、前述した従来例と同様の働きをもっている。また、アドレス配線22には接続端子28が形成され、この接続端子28にアドレス信号を発生するアドレスラインドライバ31が接続される。更に、データ配線23には接続端子29が形成され、この接続端子29にデータ信号を発生するデータラインドライバ32が接続される。図示しない対向基板に形成された対向電極36は、前記表示電極と対向させて配置され、この対向電極36には共通信号を発生するコモンドライバ37が接続されている。そして、このTFTアレイと対向基板間に液晶が封入されている。

Я

【0017】クロック/タイミング信号発生回路33は各種の同期信号を発生し、得られた信号はアドレスラインドライバ31、データラインドライバ32及びコモンドライバ37に送出される。また、電圧発生回路34はアドレス信号、データ信号を形成するための各電位に対応した電圧を発生し、アドレスラインドライバ31、データラインドライバ32及びコモンドライバ37に送出される。

【0018】本発明においては、短絡配線26の形成時に、短絡配線電圧(以下、短絡配線補償電圧と記す)を印加する引出し端子30を形成し、この引出し端子30には前記クロックタイミング信号発生回路からの同期信号と電源回路からの電源電圧が供給されるショートリング(短絡配線)ドライバ35が接続されている。このショートリングドライバ35は予め定めた、短絡配線額26に印加する。なお、ここでは、引出し端子30は短絡配線26の右上隅26aに一つだけ形成されているが、複数個形成するようにしてもよい。すなわち、短絡配線26の右上隅26aに加えて、短絡配線26の左上隅26d、左下隅26c、右下隅26bにも形成し、それぞれショートリングドライバ35に接続するようにしてもよい。

【0019】ここでは、引出し端子30は、短絡配線26と同様にして、アルミニウム、アルミニウム系合金、タンタル、タンタル合金、クロムなどの材料からなるゲート電極及びアドレス配線22、そしてアルミニウム、アルミニウム系合金、タンタル、タンタル合金、クロムなどの材料からなるドレイン電極及びデータ配線23と同時に形成する。

【0020】この引出し端子30を介して短絡配線26には、以下に示す短絡配線補償電圧のうち1つが印加される。図3は短絡配線補償電位S1~S4(太い実線で図示)の種々の態様を、アドレス信号G(破線)とデータ信号D(一点鎖線)と共に示している。ここで、前記データ信号は、1フレームを同期として、対向基板の対向電極に印加される共通信号電位に対して正及び負の方向に反転させた電圧波形をもっている。この図3において、

(1) 図3 (A) に示すように、短絡配線補償電圧をデータ信号の最も低い電位Vd Low(例えば、3.5V) に保持する電圧S1。

【0021】(2)図3(B)に示すように、短絡配線補償電圧をデータ信号の反転周期と同期させて同じ電位(例えば、Lowは3.5V、Highは13.5V)になるように変化させる電圧。つまり、Vdの反転周期と同期させて反転させる電圧S2。

(3) 図3 (C) に示すように、短絡配線補償電圧を対向基板の電極に印加される電位Vcom(例えば、8.5V) に保持する電圧S3。

7

【0022】(4)図3(D)に示すように、短絡配線補償電圧をデータ信号の反転周期と半周期ずらせて同じ電位に反転させる電圧S4。

上記のいずれか一つの短絡配線補償電圧S1~S4を本発明の液晶表示素子の短絡配線に印加した場合の各ドライバで消費される電力の一例を以下に示す。なお、従来、例えば、(a)データ信号Dの平均電圧を8.5Vとすると、アドレス信号Gの平均電圧を25Vとすると、全体の消費電力は535nWである。

【0023】これに対して、本発明の短絡配線補償電圧 10を印加する方式では、

- (1) 短絡配線補償電圧をデータ信号の最も低い電位に 保持する電圧S1とした場合は、各ドライバで消費され る全体の消費電力は、130 nWである。
- (2) 短絡配線補償電圧をデータ信号Dの反転周期と同期させて同じ電位になるように変化させた電圧S2の場合は、各ドライバで消費される全体の消費電力は、350nWである。
- 【0024】(3)短絡配線補償電圧が対向する基板の対向電極の電位に保持する電圧S3の場合は、各ドライ 20 バで消費される全体の消費電力は、365nWである。
- (4) 短絡配線補償電圧がデータ信号の反転周期と半周期位相をずらせて同じ電位に反転させる電圧S4の場合は、各ドライバで消費される全体の消費電力は、440 nWである。

【0025】上述した、図2に示すように、オンレベルにあるデータ信号11は、短絡配線26に引出し端子30を介して、ショートリングドライバ35から短絡配線補償電圧を印加することにより、短絡配線26の電位とデータ信号及びアドレス信号の各平均的な電位との電位差の平均値が小さくなる。したがって、保護素子27a1-短絡金属配線26-保護素子27a2を通過し、他のデータ配線16に流れ込む、いわゆるクロストーク電流は低減され、表示品質を向上させることができる。

【0026】また、データラインドライバ32から短絡 金属配線26に流れ込む電流を小さくすることができ、 消費電力を低減することができる。したがって、発熱量 が減少するとともに、長時間の電池駆動を行うことができる。なお、本発明は上記実施例に限定されるものでは なく、本発明の趣旨に基づき種々の変形が可能であり、それらを本発明の範囲から排除するものではない。

[0027]

Я

【発明の効果】以上、詳細に説明したように、本発明に よれば、短絡配線から導出される引出し端子を形成し、 その引出し端子を介して短絡配線に補償電圧を印加した ので、次のような効果を奏することができる。

(1) データ配線(ドレイン)及びアドレス配線(ゲート)のドライバからデータ配線に回り込む電流によるクロストークが低減し、液晶表示装置の表示品質を向上できる。

【0028】(2)データ配線(ドレイン)側ドライバの出力電流を低減できるため、ドライバの発熱量を低減することができる。

(3)消費電力を低減できるため、長時間の電池駆動が可能となり、しかも、小型軽量化を図ることができる。 【図面の簡単な説明】

【図1】本発明の実施例を示す液晶表示装置の概略構成 図である。

【図2】本発明の実施例を示す液晶表示装置のTFTアレイにおける1つのアドレス配線から見た等価回路図である。

【図3】本発明の実施例を示す液晶表示装置のTFTアレイの短絡電流に印加する短絡配線補償電圧をアドレス信号及びデータ信号と共に示す電圧波形図である。


【図4】従来の液晶表示装置のTFTアレイの概略構成 図である。

【図5】従来の液晶表示装置のTFTアレイにおける1 つのアドレス配線から見た等価回路図である。


#### 【符号の説明】

- 21 絶縁性透明基板
- 22 複数のアドレス配線
- 23 データ配線
  - 24 TFT
  - 25 表示電極
  - 26 短絡配線
  - 27 保護素子
  - 28,29 接続端子
  - 30 引出し端子
  - 31 アドレスラインドライバ
  - 32 データラインドライバ
  - 33 クロック/タイミング信号発生回路
- 0 34 電圧発生回路
  - 35 ショートリングドライバ


【図1】




【図2】




【図5】



【図3】



【図4】



フロントページの続き

(72) 発明者 沖本 浩之

東京都八王子市石川町2951-5 カシオ計 算機株式会社八王子研究所内 (72) 発明者 佐々木 誠

東京都八王子市石川町2951-5 カシオ計 算機株式会社八王子研究所内

# This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

## **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

D	Defects in the images include but are not limited to the items checked:					
	☐ BLACK BORDERS					
	☐ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES					
	☐ FADED TEXT OR DRAWING					
	☐ BLURRED OR ILLEGIBLE TEXT OR DRAWING					
	☐ SKEWED/SLANTED IMAGES					
	☐ COLOR OR BLACK AND WHITE PHOTOGRAPHS					
	☐ GRAY SCALE DOCUMENTS					
	☐ LINES OR MARKS ON ORIGINAL DOCUMENT					
	REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY					
	□ OTHER:					

## IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.